Single Digitally Controlled Potentiometer (XDCP™)

Data Sheet November 21, 2007

FN8182.3

Low Noise, Low Power, 3 wire Up/Down, 32 Taps

The Intersil X93156 is a three-terminal digitally controlled potentiometer (XDCP). The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The wiper position is controlled by an Up/Down interface.

The potentiometer is implemented by a resistor array composed of 31 resistive elements and a wiper switching network. The position of the wiper element is controlled by the $\overline{\text{CS}}$, U/D, and $\overline{\text{INC}}$ inputs. The position of the wiper can be stored in a nonvolatile memory and then be recalled upon a subsequent power-up operation.


The device can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including the programming of bias voltages, LCD brightness and contrast control as well as the implementation of ladder networks.

Features

- · Solid-state potentiometer
- · Up/Down interface
- · 32 wiper tap points
 - Wiper position stored in nonvolatile memory and recalled on power-up
- 31 resistive elements
 - Temperature compensated
 - Maximum resistance tolerance of ±25%
 - Terminal voltage, 0 to V_{CC}
- Low power CMOS
 - $V_{CC} = 2.7V$ to 5.5V
 - Active current, 200µA typ.
 - Standby current, 2µA max.
- · High reliability
 - Endurance 200,000 data changes per bit
 - Register data retention, 100 years
- R_{TOTAL} value = 12.5k Ω , 50k Ω
- Package
 - 8 Ld MSOP
 - Pb-free Available (RoHS compliant)

Pinout

X93156 (8 LD MSOP) TOP VIEW




Ordering Information

PART NUMBER	PART MARKING	V _{CC} RANGE (V)	R _{TOTAL} (kΩ)	TEMP RANGE (°C)	PACKAGE	PKG. DWG. #
X93156WM8I	AGO	5 ±10%	12.5	-40 to +85	8 Ld MSOP	M8.118
X93156WM8I-2.7*	AGR	2.7 to 5.5	12.5	-40 to +85	8 Ld MSOP	M8.118
X93156UM8I-2.7*	AGP	2.7 to 5.5	50	-40 to +85	8 Ld MSOP	M8.118
X93156WM8IZ-2.7* (Note)	DCK	2.7 to 5.5	12.5	-40 to +85	8 Ld MSOP (Pb-free)	M8.118
X93156UM8IZ-2.7* (Note)	AKV	2.7 to 5.5	50	-40 to +85	8 Ld MSOP (Pb-free)	M8.118
X93156WM8IZ	DCJ	5 ±10%	12.5	-40 to +85	8 Ld MSOP (Pb-free)	M8.118

^{*}Add "-T1" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020

Block Diagram



Pin Descriptions

MSOP	SYMBOL	BRIEF DESCRIPTION
1	INC	Increment (INC). The INC input is negative-edge triggered. Toggling INC will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/D input.
2	U/D	Up/Down (U/D) . The U/D input controls the direction of the wiper movement and whether the counter is incremented or decremented.
3	R _H	R_H . The R_H and R_L pins of the X93156 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is V_{SS} and the maximum is V_{CC} . The terminology of R_H and R_L references the relative position of the terminal in relation to wiper movement direction selected by the U/\overline{D} input.
4	V _{SS}	Ground.
5	Rw	R _W . The Rw pin of the X93156 is the wiper terminal of the potentiometer which is equivalent to the movable terminal of a mechanical potentiometer.
6	R _L	R_L . The R_H and R_L pins of the X93156 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is V_{SS} and the maximum is V_{CC} . The terminology of R_H and R_L references the relative position of the terminal in relation to wiper movement direction selected by the U/\overline{D} input.
7	CS	Chip Select (CS). The device is selected when the CS input is LOW. The current counter value is stored in nonvolatile memory when CS is returned HIGH while the INC input is also HIGH. After the store operation is complete, the X93156 will be placed in the low power standby mode until the device is selected once again.
8	V _{CC}	Supply Voltage.

intersil

Absolute Maximum Ratings

Temperature under bias	65°C to +135°C
Storage temperature	65°C to +150°C
Voltage on CS, INC, U/D, RH, RL and V _{CC}	
with respect to V _{SS}	1V to +6.5V
Maximum registor current	2m∆

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)
8 Ld MSOP	. 190
Pb-free reflow profile	.see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

Recommended Operating Conditions

Temperature Range	
Industrial	40°C to +85°C
Supply Voltage V _{CC}	
X93156xxx-2.7	2.7V to 5.5V (Note 8)
X93156xxx	5V ±10%

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE

1. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Potentiometer Specifications Over recommended operating conditions unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS/NOTES	MIN (Note 9)	TYP	MAX (Note 9)	UNIT
R _{TOT}	End to end resistance		9.375	12.5	15.625	kΩ
			37.5	50	62.5	kΩ
V_R	R _H , R _L terminal voltages		0		V _{CC}	V
	Power rating	(Note 7)			1	mW
	Noise	Ref: 1kHz (Note 7)		-120		dBV
R _W	Wiper Resistance				1100	Ω
I _W	Wiper Current	(Note 6)			±0.6	mA
	Resolution			3		%
	Absolute linearity (Note 2)	V _{H(n)(actual)} - V _{H(n)(expected)} (Note 4)			±1	MI
	Relative linearity (Note 3)	V _{H(n + 1)} - [V _{H(n) + MI}] (Note 4)			±0.5	MI
	R _{TOTAL} temperature coefficient	(Note 7)		±35		ppm/°C
C _H /C _L /C _W	Potentiometer capacitances	See circuit #2 (Note 7)		10/10/25		pF

DC Electrical Specifications Over recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 9)	TYP (Note 5)	MAX (Note 9)	UNIT
I _{CC1}	V _{CC} active current (Increment)	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{ U}/\overline{\text{D}} = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}} \text{ and } \overline{\text{INC}} = 0.4 \text{V}$ @ max. $\text{t}_{\text{CYC}} \text{V}_{\text{CC}} = 3 \text{V}$		50	250	μΑ
		$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{ U/}\overline{\text{D}} = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}} \text{ and } \overline{\text{INC}} = 0.4 \text{V}$ @ max. $\text{t}_{\text{CYC}} \text{V}_{\text{CC}} = 5 \text{V}$		200	300	μΑ
I _{CC2}	V _{CC} active current (Store) (EEPROM Store)	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{ U/}\overline{\text{D}} = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}} \text{ and } \overline{\text{INC}} = \text{V}_{\text{IH}} @ \text{max. } \text{t}_{\text{WR}} \text{ V}_{\text{CC}} = 3\text{V}$			600	μΑ
		$\overline{\overline{\text{CS}}} = \text{V}_{\text{IH}}, \text{ U/}\overline{\overline{\text{D}}} = \text{V}_{\text{IL}} \text{ or } \text{V}_{\text{IH}} \text{ and } \overline{\text{INC}} = \text{V}_{\text{IH}} \text{ @ max. } \text{t}_{\text{WR}} \text{ V}_{\text{CC}} = \text{5V}$			1400	μΑ
I _{SB}	Standby supply current	$\overline{\text{CS}} = \text{V}_{\text{CC}} - 0.3 \text{V}, \text{U}/\overline{\text{D}} \text{ and } \overline{\text{INC}} = \text{V}_{\text{SS}} \text{ or } \text{V}_{\text{CC}} - 0.3 \text{V} \text{ V}_{\text{CC}} = 3 \text{V}$			1	μΑ
		$\overline{\text{CS}} = \text{V}_{\text{CC}} - 0.3\text{V}, \text{U/}\overline{\text{D}} \text{ and } \overline{\text{INC}} = \text{V}_{\text{SS}} \text{ or } \text{V}_{\text{CC}} - 0.3\text{V} \text{ V}_{\text{CC}} = 5\text{V}$			2	μΑ
I _{LI}	CS input leakage current	$V_{IN} = V_{CC}$			±1	μΑ

FN8182.3 November 21, 2007

DC Electrical Specifications Over recommended operating conditions unless otherwise specified. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 9)	TYP (Note 5)	MAX (Note 9)	UNIT
I _{LI}	CS input leakage current	$V_{CC} = 3V, \overline{CS} = 0$	60	100	150	μΑ
I _{LI}	CS input leakage current	$V_{CC} = 5V, \overline{CS} = 0$	120	200	250	μΑ
I _{LI}	INC, U/D input leakage current	$V_{IN} = V_{SS}$ to V_{CC}			±1	μΑ
V _{IH}	CS, INC, U/D input HIGH voltage		V _{CC} x 0.7		V _{CC} + 0.5	V
V _{IL}	CS, INC, U/D input LOW voltage		-0.5		V _{CC} x 0.1	V
C _{IN} (Notes 7, 8)	CS, INC, U/D input capacitance	$V_{CC} = 3V$, $V_{IN} = V_{SS}$, $T_A = +25$ °C, $f = 1MHz$			10	pF


NOTES:

- 2. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage = $(V_{H(n)}(actual)-V_{H(n)}(expected)) = \pm 1$ MI Maximum. n = 1...29 only
- 3. Relative linearity is a measure of the error in step size between taps = $V_{H(n+1)}$ —[$V_{H(n)}$ + MI] = ±0.5 MI, n = 1 .. 29 only.
- 4. 1 MI = Minimum Increment = $R_{TOT}/31$.
- 5. Typical values are for $T_A = +25^{\circ}C$ and nominal supply voltage.
- 6. This parameter is periodically sampled and not 100% tested
- 7. This parameter is not 100% tested.
- 8. When performing multiple write operations, V_{CC} must not decrease by more than 150mV from it's initial value.
- 9. Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.


Endurance and Data Retention

PARAMETER	MIN	UNIT
Minimum endurance	200,000	Data changes per bit
Data retention	100 Years	

Test Circuit #1



Circuit #2 SPICE Macro Model



AC Conditions of Test

Input pulse levels	0V to 3V
Input rise and fall times	10ns
Input reference levels	1.5V


AC Electrical Specifications Over recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
t _{Cl}	CS to INC setup	100			ns
t _{ID}	INC HIGH to U/D change	100			ns
t _{DI}	U/D to INC setup	100			ns
t _{IL}	INC LOW period	1			μs
t _{IH}	INC HIGH period	1			μs
t _{IC}	INC Inactive to CS inactive	1			μs
t _{CPH}	CS Deselect time (NO STORE)	250			ns
t _{CPH}	CS Deselect time (STORE)	10			ms
t _{CYC}	INC cycle time	2			μs

AC Electrical Specifications Over recommended operating conditions unless otherwise specified. (Continued)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
t _{R,} t _F (Note 7)	INC input rise and fall time			500	μs
t _R V _{CC} (Note 7)	V _{CC} power-up rate	0.2		50	V/ms
t _{WR}	Store cycle		5	10	ms

AC Timing



Power-Up and Down Requirements

There are no restrictions on the power-up or power-down conditions of V_{CC} and the voltages applied to the potentiometer pins provided that V_{CC} is always more positive than or equal to V_H and $V_L,$ i.e., $V_{CC} \geq V_{H,} V_L.$ The V_{CC} ramp rate spec is always in effect.

Pin Descriptions

R_H and R_L

The R_H and R_L pins of the X93156 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is VSS and the maximum is VCC. The terminology of R_H and R_L references the relative position of the terminal in relation to wiper movement direction selected by the U/\overline{D} input.

R_w

The $R_{\rm w}$ pin of the X93156 is the wiper terminal of the potentiometer which is equivalent to the movable terminal of a mechanical potentiometer.

Up/Down (U/D)

The U/\overline{D} input controls the direction of the wiper movement and whether the counter is incremented or decremented.

Increment (INC)

The $\overline{\text{INC}}$ input is negative-edge triggered. Toggling $\overline{\text{INC}}$ will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/\overline{D} input.

Chip Select (CS)

The device is selected when the $\overline{\text{CS}}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{\text{CS}}$ is returned HIGH while the $\overline{\text{INC}}$ input is also HIGH. After the store operation is complete the X93156 will be placed in the low power standby mode until the device is selected once again.

Principles of Operation

There are three sections of the X93156: the input control, counter and decode section; the nonvolatile memory; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 31 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the connection at that point to the wiper.

The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

If the wiper is moved several positions, multiple taps are connected to the wiper for t_{IW} (\overline{INC} to V_W change). The 2-terminal resistance value for the device can temporarily change by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored.

Instructions and Programming

The $\overline{\text{INC}}$, U/ $\overline{\text{D}}$ and $\overline{\text{CS}}$ inputs control the movement of the wiper along the resistor array. With $\overline{\text{CS}}$ set LOW the device is selected and enabled to respond to the U/ $\overline{\text{D}}$ and $\overline{\text{INC}}$ inputs. HIGH to LOW transitions on $\overline{\text{INC}}$ will increment or decrement (depending on the state of the U/ $\overline{\text{D}}$ input) a five bit counter. The output of this counter is decoded to select one of thirty two wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever $\overline{\text{CS}}$ transitions HIGH while the $\overline{\text{INC}}$ input is also HIGH. In order to avoid an accidental store during power-up, $\overline{\text{CS}}$ must go HIGH with V_{CC} during initial power-up. When left open, the $\overline{\text{CS}}$ pin is internally pulled up to V_{CC} by an internal 30k resistor.

The system may select the X93156, move the wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as described above and once the new position is reached, the system must keep $\overline{\mbox{INC}}$ LOW while taking $\overline{\mbox{CS}}$ HIGH. The new wiper position will be maintained until changed by the system or until a power-up/down cycle recalled the previously stored data. In order to recall the stored position of the wiper on power-up, the $\overline{\mbox{CS}}$ pin must be held HIGH.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, or other system trim requirements.

The state of U/D may be changed while \overline{CS} remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained.

Mode Selection


cs	INC	U/D	MODE		
L	_	Н	Wiper Up		
L	_	L	Wiper Down		
	Н	Х	Store Wiper Position		
Н	Х	Х	Standby Current		
	L	Х	No Store, Return to Standby		
~	L	Н	Wiper Up (not recommended)		
_	L	L	Wiper Down (not recommended)		

Symbol Table

WAVEFORM	INPUTS	OUTPUTS	
	Must be steady	Will be steady	
	May change from Low to High	Will change from Low to High	
	May change from High to Low	Will change from High to Low	
	Don't Care: Changes Allowed	Changing: State Not Known	
	N/A	Center Line is High Impedance	

FN8182.3 November 21, 2007

Mini Small Outline Plastic Packages (MSOP)



M8.118 (JEDEC MO-187AA) 8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INC	HES	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.010	0.014	0.25	0.36	9
С	0.004	0.008	0.09	0.20	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
е	0.026 BSC		0.65 BSC		-
E	0.187	0.199	4.75	5.05	-
L	0.016	0.028	0.40	0.70	6
L1	0.037 REF		0.95 REF		-
N	8		8		7
R	0.003	-	0.07	-	-
R1	0.003	-	0.07	-	-
0	5º	15°	5°	15º	-
α	0°	6º	0°	6º	-

Rev. 2 01/03

NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (0.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane -H .
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com